PXIe-5820 Specifications

2022-10-31

Contents

PXIe-5820 Specifications

Definitions

Warranted specifications describe the performance of a model under stated operating conditions and are covered by the model warranty.

Characteristics describe values that are relevant to the use of the model under stated operating conditions but are not covered by the model warranty.

- **Typical** specifications describe the performance met by a majority of models.
- **Typical-95** specifications describe the performance met by 95% (≈2σ) of models with a 95% confidence.
- **Nominal** specifications describe an attribute that is based on design, conformance testing, or supplemental testing.

Specifications are **Warranted** unless otherwise noted.

Conditions

Warranted specifications are valid under the following conditions unless otherwise noted.

- Over ambient temperature range of 0 °C to 45 °C.
- 30 minutes warm-up time.
- Calibration cycle is maintained.
- Chassis fan speed is set to High. In addition, NI recommends using slot blockers and EMC filler panels in empty module slots to minimize temperature drift.
- Calibration IP is used properly during the creation of custom FPGA bitfiles.

Typical specifications do not include measurement uncertainty and are measured immediately after a device self-calibration is performed.

Unless otherwise noted, specifications assume the PXIe-5820 is configured in the following default mode of operation:

- \blacksquare I/Q IN voltage range: 2.0 V_{pk-pk} differential
- I/Q IN common-mode voltage: 0 V
- \blacksquare I/Q OUT voltage range: 1.0 V_{pk-pk} differential
- I/Q OUT common-mode voltage: 0 V
- \blacksquare I/Q OUT load impedance: 100 Ω differential

Note Within the specifications, **self-calibration °C** refers to the recorded device temperature of the last successful self-calibration. You can read the self-calibration temperature from the device using the appropriate software functions.

Differential Operation

The I/Q inputs and outputs of the PXIe-5820 support differential operation. This section explains some of the fundamental analog signal processing that occurs in the first stages of the I/Q receiver.

A differential signal system has a positive component ($V_{INPUT}(CH+)$) and a negative component ($V_{INPUT}(CH-)$). The differential signal can have a common-mode offset ($V_{IN\ COM}$) shared by both $V_{INPUT}(CH+)$ and $V_{INPUT}(CH-)$. The differential input signal is superimposed on the common-mode offset. The input circuitry rejects the input common-mode offset signal.

In a differential system, any noise present on both $V_{INPUT}(CH^+)$ and $V_{INPUT}(CH^-)$ gets rejected. Differential systems also double the dynamic range compared to a single-ended system with the same voltage swing. The following figure illustrates the key concepts of differential offset and common-mode offset associated with a differential system.

Figure 1. Definition of Common-Mode Offset and Differential Offset

where

- \bullet V_{IN} _{PP+} represents the peak-to-peak amplitude of the positive AC input signal
- \blacksquare V_{IN_PP}_ represents the peak-to-peak amplitude of the negative AC input signal
- \blacksquare V_{DO} represents the differential offset voltage
- V_{IN-COM} represents the common-mode offset voltage
- V_{OUT} pp represents the peak-to-peak amplitude of the output signal

In the previous figure, the input common-mode voltage is not present after the first stage of the receiver system. The signal remaining at the output of the receiver circuitry is the signal of interest.

Note The differential signal can have an offset between $V_{INPUT}(CH+)$ and VINPUT(CH-). This is known as the **differential offset** and is retained by the receiver circuitry.

In an I/Q analyzer, a differential offset can occur because of LO leakage or harmonics. In the case of I/Q generation, a differential offset can cause spurs and magnitude error.

In a phase-balanced differential system, the peak-to-peak amplitude of the positive AC input signal (V_{IN-PP+}) is equal to the peak-to-peak amplitude of the negative AC input signal (V_{IN} $_{PP}$). The AC peak-to-peak amplitude of the output signal is the sum of V_{IN} $pP+$ and V_{IN} $pP-$. A more general definition for the output voltage regardless of phase is the difference between V_{IN_PP+} and V_{IN_PP-} described by the following equation:

 $V_{OUT} = (V_{INPUT}(CH+)) - (V_{INPUT}(CH-))$

The common-mode offset, which represents the rejected component common to both signals, is described by the following equation:

 $V_{IN~COM} = [(V_{INPUT}(CH+)) + (V_{INPUT}(CH-))]/2$

Frequency

Note To operate the device in complex baseband mode, configure each channel with identical ranges and termination. Complex baseband mode requires two input signals that are 90° out of phase.

Internal Frequency Reference

I/Q Input

I/Q Input Common-Mode Accuracy

Table 29. I/Q Input Common-Mode Accuracy, Typical

I/Q Input DC Offset

Table 2. I/Q Input Differential DC Offset Error, Typical

I/Q Input Absolute AC Gain Accuracy

Conditions: Valid for all common-mode voltages. Measured with 10 MHz CW tone from a 100 Ω differential source.

Table 30. I/Q Input Absolute AC Gain Accuracy (dB)

I/Q Input Frequency Response

Conditions: Valid for all common-mode voltages. Referenced to 10 MHz.

This specification is the individual I or Q channel flatness and is valid only when the module is operating within the specified ambient temperature range and within ±5 °C from the last self-calibration temperature, as indicated by the niRFSA Device Temperature property or the NIRFSA_ATTR_DEVICE_TEMPERATURE attribute.

Table 4. I/Q Input Frequency Response[\[2\]](#page-34-0) (dB)

Figure 2. I/Q Input Frequency Response, Nominal^{[\[3\]](#page-34-0)}

I/Q Input Settling Time

Table 5. I/Q Input Amplitude Settling Times, Nominal

I/Q Input Average Noise Density

Table 6. I/Q Average Input Noise Density, Typical

Figure 3. Input Average Noise Density vs. Linear Frequency (dBFS/Hz), Nominal [\[5\]](#page-35-0)

Figure 4. Input Average Noise Density vs. Log Frequency (dBFS/Hz), Nominal ^{[\[6\]](#page-35-0)}

I/Q Input Spectral Characteristics

Harmonics^{[\[7\]](#page-35-0)}

Table 20. I/Q Input I Channel Highest Harmonic Spur Level (dBc)

Table 8. I/Q Input Q Channel Highest Harmonic Spur Level (dBc)

Table 21. I/Q Input I Channel THD (dBc)

Table 10. I/Q Input Q Channel THD (dBc)

Table 22. I/Q Input Second Harmonic (dBc), Nominal

Table 23. I/Q Input Third Harmonic (dBc), Nominal

Nonharmonics[\[8\]](#page-35-0)

Table 13. I/Q Input Nonharmonics (dBc)

I/Q Output

I/Q Output Common-Mode Accuracy

Table 29. I/Q Output Common-Mode Accuracy, Typical

I/Q Output DC Offset

Temperature Range I/Q Output DC Offset Error

dBr is dB relative to the peak to peak output voltage setting (V_{pp} , differential).

Table 15. I/Q Output Differential DC Offset Error^{[\[9\]](#page-35-0)} (dBr), Typical

I/Q Output Absolute AC Gain Accuracy

Conditions: Valid for all common-mode voltages. 10 MHz CW tone into a 100 Ω differential load.

This specification is valid only when the module is operating within the specified ambient temperature range and within ±5 °C from the last self-calibration temperature, as indicated by the niRFSG Device Temperature property or the NIRFSA_ATTR_DEVICE_TEMPERATURE attribute.

Table 30. I/Q Output Absolute AC Gain Accuracy (dB)

I/Q Output Frequency Response

Conditions: Valid for all common-mode voltages. Referenced to 10 MHz.

Table 29. I/Q Output Frequency Response (dB)

Figure 5. I/Q Output Frequency Response, Nominal^{[\[10\]](#page-35-0)}

I/Q Output Settling Time

Table 30. I/Q Output Nominal Amplitude Settling Times

I/Q Output Average Noise Density

Table 19. I/Q Average Output Noise Density, Typical

I/Q Output Spectral Characteristics

Harmonics^{[\[12\]](#page-35-0)}

Table 20. I/Q Output I or Q Channel Highest Harmonic Spur Level (dBc)

Table 21. I/Q Output I or Q Channel THD (dBc)

Table 22. I/Q Output I or Q Channel Second Harmonic (dBc)

Table 23. I/Q Output I or Q Channel Third Harmonic (dBc)

Nonharmonics^{[\[13\]](#page-35-0)}

Table 25. I/Q Loopback Nonharmonics

Additional Performance Information

Image Suppression

Image suppression is equivalent to or better than the specification at all frequency offsets within the specified bandwidth.

Table 25. I/Q Loopback Image Suppression^{[\[14\]](#page-35-0)} (dBc), Nominal

SINAD and ENOB

Complex equalized bandwidth is the combined bandwidth of I and Q channels.

Table 30. Input SINAD and ENOB

Complex equalized bandwidth is the combined bandwidth of I and Q channels.

Table 27. Output SINAD and ENOB

I/Q Loopback Third-Order Intermodulation (IMD3)

Conditions: Measured in loopback with two-tone stimulus, each tone is -8 dBFS with a 700 kHz spacing between the tones (equally spaced from the center frequency). IQ In and IQ Out ports are configured with the same Vertical Range and with 0 V common-mode.

Table 29. I/Q Loopback IMD3 (dBc), Typical

Figure 6. 10 MHz IMD3, Nominal $\left[15\right]$

Figure 7. 100 MHz IMD3, Nominal $[16]$

I/Q Loopback Second-Order Intermodulation (IMD2)

Conditions: Measured in loopback with two-tone stimulus, each tone is -8 dBFS with a 700 kHz spacing between the tones (equally spaced from the center frequency). IQ In and IQ Out ports are configured with the same Vertical Range and with 0 V common-mode.

Table 29. I/Q Loopback IMD2 (dBc), Typical

Figure 8. 10 MHz IMD2, Nominal $\left[\frac{17}{17}\right]$

Figure 9. 100 MHz IMD2, Nominal $^{[18]}$ $^{[18]}$ $^{[18]}$

Application-Specific Modulation Quality

WLAN 802.11ax

Figure 10. 802.11ax Measured EVM (80 MHz)

WLAN 802.11ac

Figure 11. 802.11ac Measured EVM (80 MHz)

Figure 12. 802.11ac Measured EVM (160 MHz)

LTE

Figure 13. LTE Measured EVM (20 MHz)

Baseband Characteristics

Analog-to-digital converters (ADCs)

 I/Q data rate $\frac{[23]}{[23]}$ $\frac{[23]}{[23]}$ $\frac{[23]}{[23]}$ 19 kS/s to 1.25 GS/s

Digital-to-analog converters (DACs)

Onboard FPGA

Onboard DRAM

Onboard SRAM

Front Panel I/O

I/Q IN 0

Vertical Range

Impedance

Figure 14. I/Q Input Impedance, Nominal

Figure 15. I/Q Input Differential Return Loss, Nominal

I/Q OUT 0

Vertical Range

Table 30. I/Q Output Vertical Range (V_{pp}, Differential)

Impedance

Figure 16. I/Q Output Impedance, Nominal

Figure 17. I/Q Output Differential Return Loss, Nominal

REF IN

REF OUT

PFI₀

DIGITAL I/O

Table 31. DIGITAL I/O Signal Characteristics

Digital I/O High Speed Serial MGT^{[\[32\]](#page-36-0)}

MGT Tx± <3..0> Channels

MGT Rx± <3..0> Channels

MGT Reference Clock

MGT REF± Input

Figure 18. DIGITAL I/O Nano-Pitch Connector

Power Requirements

Power is 83 W, typical. Consumption is from both PXI Express backplane power connectors. Conditions: Simultaneous generation and acquisition using NI-RFSG and NI-RFSA at 1.25 GS/s I/Q rate, 45 °C ambient temperature. Power consumption depends on FPGA image being used.

Table 32. Power Requirements

Calibration

Physical Characteristics

Environment

Indoor use only.

Operating Environment

Storage Environment

Shock and Vibration

Compliance and Certifications

Safety Compliance Standards

This product is designed to meet the requirements of the following electrical equipment safety standards for measurement, control, and laboratory use:

- IEC 61010-1, EN 61010-1
- UL 61010-1, CSA C22.2 No. 61010-1

Note For safety certifications, refer to the product label or the **Product** Certifications and Declarations section.

Electromagnetic Compatibility

This product meets the requirements of the following EMC standards for electrical equipment for measurement, control, and laboratory use:

- EN 61326-1 (IEC 61326-1): Class A emissions; Basic immunity
- EN 55011 (CISPR 11): Group 1, Class A emissions
- AS/NZS CISPR 11: Group 1, Class A emissions
- FCC 47 CFR Part 15B: Class A emissions
- ICES-001: Class A emissions

Note In the United States (per FCC 47 CFR), Class A equipment is intended for use in commercial, light-industrial, and heavy-industrial locations. In Europe, Canada, Australia, and New Zealand (per CISPR 11), Class A equipment is intended for use only in heavy-industrial locations.

Note Group 1 equipment (per CISPR 11) is any industrial, scientific, or medical equipment that does not intentionally generate radio frequency energy for the treatment of material or inspection/analysis purposes.

Note For EMC declarations, certifications, and additional information, refer to the Product Certifications and Declarations section.

Product Certifications and Declarations

Refer to the product Declaration of Conformity (DoC) for additional regulatory compliance information. To obtain product certifications and the DoC for NI products, visit [ni.com/product-certifications,](https://HTTP://WWW.NI.COM/EN-US/SUPPORT/DOCUMENTATION/PRODUCT-CERTIFICATIONS.HTML) search by model number, and click the appropriate link.

Environmental Management

NI is committed to designing and manufacturing products in an environmentally responsible manner. NI recognizes that eliminating certain hazardous substances from our products is beneficial to the environment and to NI customers.

For additional environmental information, refer to the **Engineering a Healthy Planet** web page at [ni.com/environment](http://www.ni.com/en-us/about-ni/corporate-responsibility/environment.html). This page contains the environmental regulations and directives with which NI complies, as well as other environmental information not included in this document.

EU and UK Customers

 $\cdot \mathbb{\mathbb{X}}$ Waste Electrical and Electronic Equipment (WEEE)—At the end of the product life cycle, all NI products must be disposed of according to local laws and regulations. For more information about how to recycle NI products in your region, visit [ni.com/environment/weee.](http://www.ni.com/company/shared-value/environment/product-lifecycle/take-back/#h32)

电子信息产品污染控制管理办法(中国 RoHS)

• ⊕⊕⊕ 中国 RoHS— NI 符合中国电子信息产品中限制使用某些有害物 质指令(RoHS)。关于 NI 中国 RoHS 合规性信息,请登录 ni.com/environment/ rohs_china。(For information about China RoHS compliance, go to ni.com/ environment/rohs_china.)

 $1\overline{1}$ $1\overline{1}$ Complex equalized bandwidth is the combined bandwidth of I and Q channels. Valid only when using identical gain and termination settings for each I/Q channel.

 2 2 Referenced to 10 MHz. Digital equalization enabled. Valid only when using identical gain and termination settings for each I/Q channel.

 $\frac{3}{2}$ $\frac{3}{2}$ $\frac{3}{2}$ Measured at 23 °C with 0 V common-mode and 1 V_{pp} vertical range, differential.

 $\frac{4}{5}$ $\frac{4}{5}$ $\frac{4}{5}$ Nominal settling time is for max common-mode change.

 5 5 Terminated with a 100 Ω differential impedance. Linear scale used for frequency axis.

 6 6 Terminated with a 100 Ω differential impedance. Log scale used for frequency axis.

 $\frac{7}{2}$ $\frac{7}{2}$ $\frac{7}{2}$ Conditions: Measured with a -2 dBFS CW tone.

 8 Conditions: Measured with a -2 dBFS CW tone.

 $\frac{9}{2}$ $\frac{9}{2}$ $\frac{9}{2}$ Conditions: 100 Ω differential load.

 10 Measured at 23 °C with 0 V common-mode and 1 V_{pp} vertical range, differential.

 11 Nominal settling time is for max common-mode voltage change.

^{[12](#page-14-0)} Conditions: Measured with a -1 dBFS CW tone.

 13 Conditions: Measured in loopback with a -1 dBFS CW tone. The I/Q input vertical range is set to twice the I/Q output vertical range.

^{[14](#page-15-0)} Measured at 23 °C. Digital equalization enabled. Valid only when using identical gain and termination settings for each I/Q channel. Measured using short phase matched loopback cables <1 ps.

 15 Measured at 23 °C with both I/Q In and I/Q Out common-mode voltage set to 0 V and with I/Q In vertical range set to 2.0 V_{DD} , differential.

 16 Measured at 23 °C with both I/Q In and I/Q Out common-mode voltage set to 0 V and with I/Q In vertical range set to 2.0 V_{DD} , differential.

^{[17](#page-19-0)} Measured at 23 °C with both I/Q In and I/Q Out common-mode voltage set to 0 V and with I/Q In vertical range set to 2.0 V_{DD} , differential.

^{[18](#page-19-0)} Measured at 23 °C with both I/Q In and I/Q Out common-mode voltage set to 0 V and with I/Q In vertical range set to 2.0 V_{pp} , differential.

 19 Loopback with phase matched cables <1 ps; transmit power auto-leveled based on real-time average power measurements; MCS=11.

^{[20](#page-20-0)} Loopback with phase matched cables <1 ps; transmit power auto-leveled based on real-time average power measurements; MCS=11.

 21 Loopback with phase matched cables <1 ps; transmit power auto-leveled based on real-time average power measurements; MCS=11.

^{[22](#page-21-0)} Loopback with phase matched cables \leq 1 ps; transmit power auto-leveled based on real-time average power measurements.

^{[23](#page-21-0)} I/Q data rates lower than 1.25 GS/s are achieved using fractional decimation.

 24 I/Q data rates lower than 1.25 GS/s are achieved using fractional interpolation.

 25 Common-mode voltage plus peak AC voltage.

^{[26](#page-23-0)} Valid for all Vpp differential levels with a 100 Ω differential source.

 27 27 27 Valid for all V_{pp}, differential levels.

[28](#page-26-0) **Frequency Accuracy** = **Tolerance** × **Reference Frequency**

 29 Jitter performance improves with increased slew rate of input signal.

 30 Voltage levels are guaranteed by design through the digital buffer specifications.

 31 Pins are multiplexed with MGT REF \pm .

 32 For detailed FPGA and High Speed Serial Link specifications, refer to Xilinx documentation.

 33 When transmitter output swing is set to the maximum setting.

^{[34](#page-29-0)} Internal MGT Reference is derived from the Sample Clock PLL. Available frequencies are 2.5 GHz / **N**, where 4 ≤ **N** ≤ 32. Set via MGT component level IP (CLIP). [35](#page-30-0) Absolute maximum levels at input, prior to AC coupling capacitors.