# PXIe-5763 Specifications

2022-09-14

# Contents

PXIe-5763 Specifications.
---------------------------

# PXIe-5763 Specifications

### Definitions

**Warranted** specifications describe the performance of a model under stated operating conditions and are covered by the model warranty.

**Characteristics** describe values that are relevant to the use of the model under stated operating conditions but are not covered by the model warranty.

- **Typical** specifications describe the performance met by a majority of models.
- **Nominal** specifications describe an attribute that is based on design, conformance testing, or supplemental testing.
- **Measured** specifications describe the measured performance of a representative model.

Specifications are **Typical** unless otherwise noted.

#### Conditions

Specifications are valid under the following conditions unless otherwise noted.

- Ambient temperature of 23 °C ±5 °C
- Installed in chassis with slot cooling capacity ≥58 W

### Digital I/O

Connector	Molex <sup>™</sup> Nano-Pitch I/O <sup>™</sup>
5.0 V Power	±5%, 50 mA maximum, nominal

Signal	Туре	Direction
MGT Tx± <30>[1]	Xilinx UltraScale GTH	Output
MGT Rx± <30>[1]	Xilinx UltraScale GTH	Input
DIO <70>	Single-ended	Bidirectional
5.0 V	DC	Output
GND	Ground	

Table 1. Digital I/O Signal Characteristics

## Digital I/O Single-Ended Channels

Number of channels				8		
Signal type			Single-ended			
Voltage families			3.3 V, 2.5 V, 1.8 V, 1.	3.3 V, 2.5 V, 1.8 V, 1.5 V, 1.2 V		
Input impedance				100 kΩ, nominal	100 kΩ, nominal	
Output impedance				50 Ω, nominal	50 Ω, nominal	
Direction control				Per channel		
Minimum required direction change latency			ange latency	200 ns	200 ns	
Maximum output toggle rate				60 MHz with 100 μA	load, nominal	
Voltage Family (V)	V <sub>IL</sub> (V)	V <sub>IH</sub> (V)	V <sub>OL</sub> (100 μA Load) (V)	V <sub>OH</sub> (100 μA Load) (V)	Maximum DC Drive Strength (mA)	
3.3	0.8	2.0	0.2	3.0	24	
2.5 0.7 1.6 0.2 2			0.2	2.2	18	
1.8	0.62	1.29	0.2	1.5	16	
1.5	0.51	1.07	0.2	1.2	12	

Voltage Family (V)	V <sub>IL</sub> (V)	V <sub>IH</sub> (V)	V <sub>OL</sub> (100 µA Load) (V)	V <sub>OH</sub> (100 μA Load) (V)	Maximum DC Drive Strength (mA)
1.2	0.42	0.87	0.2	0.9	6

Table 2. Digital I/O Single-Ended DC Signal Characteristics<sup>[2]</sup>

## Digital I/O High-Speed Serial MGT<sup>[3]</sup>

#### **Note** MGTs are available on devices with KU040 and KU060 FPGAs only.

Data rate	500 Mb/s to 16.375 Gb/s, nominal
Number of Tx channels	4
Number of Rx channels	4
I/O AC coupling capacitor	100 nF

#### MGT TX± Channels<sup>[4]</sup>

Minimum differential output voltage <sup>[5]</sup>	170 mV pk-pk into 100 Ω, nominal
I/O coupling	AC-coupled, includes 100 nF capacitor

#### MGT RX± Channels

Differential input voltage range			
≤ 6.6 Gb/s	150 mV pk-pk to 2000 mV pk-pk, nominal		
> 6.6 Gb/s	150 mV pk-pk to 1250 mV pk-pk, nominal		

Differential input resistance	100 Ω, nominal
I/O coupling	DC-coupled, requires external capacitor

#### Reconfigurable FPGA

PXIe-5763 modules are available with multiple FPGA options. The following table lists the FPGA specifications for the PXIe-5763 FPGA options.

	KU035	KU040	KU060
LUTs	203,128	242,200	331,680
DSP48 slices (25 × 18 multiplier)	1,700	1,920	2,760
Embedded Block RAM	19.0 Mb	21.1 Mb	38.0 Mb
Default timebase	80 MHz		
Timebase reference sources	PXI Express 100 MHz (PXIe_CLK100)		
Data transfers	DMA, interrupts,DMA, interrupts, programmed I/O,programmed I/Omulti-gigabit transceivers		
Number of DMA channels	60		

Table 3. Reconfigurable FPGA Options

**Note** The Reconfigurable FPGA Options table depicts the total number of FPGA resources available on the part. The number of resources available to the user is slightly lower, as some FPGA resources are consumed by board-interfacing IP for PCI Express, device configuration, and various board I/O. For more information, contact NI support.

**Note** For FPGA designs using the majority of KU040 or KU060 FPGA resources while running at clock rates over 150 MHz, the module may require more power than is available. If the module attempts to draw more than allowed per its specification, the module protects itself and reverts

to a default FPGA personality. Refer to the getting started guide for your module or contact NI support for more information.

#### Onboard DRAM

Memory size	4 GB (2 banks of 2 GB)
DRAM clock rate	1064 MHz
Physical bus width	32 bit
LabVIEW FPGA DRAM clock rate	267 MHz
LabVIEW FPGA DRAM bus width	256 bit per bank
Maximum theoretical data rate	17 GB/s (8.5 GB/s per bank)

#### Analog Input

**Notice** The maximum input signal levels are valid only when the module is powered on. To avoid permanent damage to the PXIe-5763, do not apply a signal to the device when the module is powered down.

#### **General Characteristics**

Number of channels	4, single-ended, simultaneously sampled
Connector type	SMA
Input impedance	50 Ω

Input coupling	AC or DC[6]
Sample Rate	
Internal Sample Clock	500 MHz
External Sample Clock	500 MHz [7]
Analog-to-digital converter (ADC)	ADS54J69, 16-bit resolution

## Typical Specifications

Full-scale input range (normal operating conditions)		
AC-coupled	2.03 V <sub>pp</sub> (10.15 dBm) at 10 MHz	
DC-coupled	1.97 V <sub>pp</sub> (9.87 dBm)	
Gain accuracy		
AC-coupled	±0.1 dB at 10 MHz	
DC-coupled	±1% at DC	
DC Offset		
AC-coupled	±41 μV	
DC-coupled	±225 μV	
Bandwidth (-3 dB) <sup>[8]</sup>		
AC-coupled	0.07 MHz to 225 MHz	

#### DC-coupled

	AC-Coupled	AC-Coupled		DC-Coupled	
	Input Freque	Input Frequency		ency	
	10.1 MHz	123.1 MHz	10.1 MHz	123.1 MHz	
SNR <sup>[10]</sup> (dBFS)	73.7	71.8	71.7	70.6	
$SINAD^{[10]}$ (dBFS)	73.5	71.7	70.7	70.5	
SFDR (dBc)	-85.6	-87.7	-77.2	-86.1	
$ENOB^{[11]}$ (bits)	11.9	11.6	11.5	11.4	

Table 4. Single-Tone Spectral Performance

Module	nV/rt (Hz)	dBm/Hz	dBFS/Hz
AC-coupled	9.5	-147.4	-157.5
DC-coupled	11.8	-145.6	-155.4

Table 5. Noise Spectral Density

Note Noise spectral density is verified using a 50  $\Omega$  terminator connected to the input.





Figure 1. AC-Coupled Single Tone Spectrum (10.1 MHz, -1 dBFS, 1 kHz RBW), Measured

Figure 2. AC-Coupled Single Tone Spectrum (123.1 MHz, -1 dBFS, 1 kHz RBW), Measured







Figure 3. DC-Coupled Single Tone Spectrum (10.1 MHz, -1 dBFS, 1 kHz RBW), Measured


Figure 4. DC-Coupled Single Tone Spectrum (123.1 MHz, -1 dBFS, 1 kHz RBW), Measured



**Channel-to-channel crosstalk AC-coupled, characteristic** 10 MHz -87 dB

100 MHz	-89 dB	
225 MHz	-85 dB	
Channel-to-channel crosstal	k DC-coupled, characteristic	
1 MHz	-94 dB	
100 MHz	-83 dB	
225 MHz	-78 dB	

Figure 5. AC-Coupled Frequency Response, Measured







Figure 6. AC-Coupled Frequency Response Zoomed In, Measured

Figure 7. DC-Coupled Frequency Response, Measured








Figure 8. DC-Coupled Frequency Response Zoomed In, Measured





## CLK/REF IN

### **General Characteristics**

Connector type	SMA
Input impedance	50 Ω
Input coupling	AC
Reference input voltage range	0.3 V <sub>pp</sub> to 4 V <sub>pp</sub>
Sample Clock input voltage range	0.3 V <sub>pp</sub> to 4 V <sub>pp</sub>
Absolute maximum voltage	±12 V DC, 4 V <sub>pp</sub> AC
Duty cycle	45% to 55%
Onboard reference timebase stability	±0.5 ppm
Sample Clock jitter <sup>[12]</sup>	
AC-coupled	135 fs RMS
DC-coupled	142 fs RMS

Clock Configuration	External Clock Type	External Clock Frequency	Description
Internal Reference Clock <sup>[13]</sup>			The internal Sample Clock locks to an onboard voltage-controlled temperature compensated crystal oscillator (VCTCXO).
Internal PXI_CLK10		10 MHz	The internal Sample Clock locks to the PXI 10 MHz Reference Clock, which is provided through the backplane.

Clock Configuration	External Clock Type	External Clock Frequency	Description
External Reference Clock (CLK/REF IN)	Reference Clock	10 MHz <u>[14]</u>	The internal Sample Clock locks to an external Reference Clock, which is provided through the CLK/REF IN front panel connector.
External Sample Clock (CLK/REF IN)	Sample Clock	1 GHz [15]	An external Sample Clock can be provided through the CLK/REF IN front panel connector.

Table 6. Clock Configuration Options





Figure 10. AC-Coupled Phase Noise with 182.6 MHz Input Tone, Measured



#### Figure 11. DC-Coupled Phase Noise with 182.6 MHz Input Tone, Measured

#### **Bus Interface**



#### **Maximum Power Requirements**

**Note** Power requirements depend on the contents of the LabVIEW FPGA VI used in your application.

+3.3 V	3 A
+12 V	4 A
Maximum total power	58 W

## Physical

Dimensions (not including connectors)	2.0 cm × 13.0 cm × 21.6 cm(0.8 in. × 5.1 in. × 8.5 in.)
Weight	500 g (17.6 oz)

#### Environment

Maximum altitude	2,000 m (800 mbar) (at 25 °C ambient temperature)
Pollution Degree	2

Indoor use only.

### **Operating Environment**

Ambient temperature range	0 °C to 55 °C[16]
Relative humidity range	10% to 90%, noncondensing

#### Storage Environment

Ambient temperature range	-40 °C to 71 °C (Tested in accordance with IEC 60068-2-1 and IEC 60068-2-2. Meets MIL-PRF-28800F Class 4 limits.)
Relative humidity range	5% to 95%, noncondensing (Tested in accordance with IEC 60068-2-56.)

## Shock and Vibration

Operating shock	30 g peak, half-sine, 11 ms pulse
Random vibration Operating	5 Hz to 500 Hz, 0.3 g <sub>rms</sub>
Nonoperating	5 Hz to 500 Hz, 2.4 g <sub>rms</sub>

#### NI-TClk

You can use the NI-TClk synchronization method and the NI-TClk driver to align the Sample Clocks on any number of supported devices in one or more chassis. For more information about TClk synchronization, refer to the **NI-TClk Synchronization Help** within the **FlexRIO Help**. For other configurations, including multichassis systems, contact NI Technical Support at <u>ni.com/support</u>.

#### Intermodule Synchronization Using NI-TClk for Identical Modules

Synchronization specifications are valid under the following conditions:

- All modules are installed in one PXI Express chassis.
- The NI-TClk driver is used to align the Sample Clocks of each module.
- All parameters are set to identical values for each module.
- Modules are synchronized without using an external Sample Clock.

**Note** Although you can use NI-TClk to synchronize non-identical modules, these specifications apply only to synchronizing identical modules.

Skew<sup>[17]</sup>

AC-coupled	130 ps, measured	
DC-coupled	140 ps, measured	
Skew after manual adjustment		≤10 ps, measured
Sample Clock delay/adjustment		1.5 ps

<sup>1</sup> Multi-gigabit transceiver (MGT) signals are available on devices with KU040 and KU060 FPGAs only.

 $\frac{2}{2}$  Voltage levels are guaranteed by design through the digital buffer specifications.

<sup>3</sup> For detailed FPGA and High-Speed Serial Link specifications, refer to Xilinx documentation.

<sup>4</sup> For detailed FPGA and High-Speed Serial Link specifications, refer to Xilinx documentation.

 $\frac{5}{2}$  800 mV pk-pk when transmitter output swing is set to the maximum setting.

<sup>6</sup> Only one analog input path type is populated.

<sup>7</sup> You must provide a 1 GHz clock at the CLK/REF IN front panel connector to enable this rate.

<sup>8</sup> Normalized to 10 MHz.

<sup>9</sup> Upper -3 dB bandwidth limited by ADC decimation filter.

 $\frac{10}{10}$  Measured with a -1 dBFS signal and corrected to full-scale. 1 kHz resolution bandwidth.

 $\frac{11}{11}$  Calculated from SINAD and corrected to full scale.

<sup>12</sup> Integrated from 1 kHz to 10 MHz. Includes the effects of the converter aperture uncertainty and the clock circuitry jitter. Excludes trigger jitter.

 $\frac{13}{2}$  Default clock configuration.

 $\frac{14}{14}$  The PLL Reference Clock must be accurate to ±25 ppm.

 $\frac{15}{15}$  The ADC sample rate is 500 MS/s with a 1 GHz clock.

 $\frac{16}{10}$  The PXIe-5763 requires a chassis with slot cooling capacity  $\geq$ 58 W. Not all chassis with slot cooling capacity  $\geq$ 58 W can achieve this ambient temperature range. Refer to the <u>PXI Chassis Manual</u> for specifications to determine the ambient temperature ranges your chassis can achieve.

 $\frac{17}{10}$  Caused by clock and analog delay differences. No manual adjustment performed. Tested with a PXIe-1085 chassis with a 24 GB backplane with a maximum slot to slot skew of 100 ps. Measured at 23 °C.