

---

# PCI-5105

# Specifications

---

2022-09-14



# Contents

PCI-5105 Specifications.....	3
------------------------------	---



# PCI-5105 Specifications

## Definitions

**Warranted** specifications describe the performance of a model under stated operating conditions and are covered by the model warranty. Warranted specifications account for measurement uncertainties, temperature drift, and aging. Warranted specifications are ensured by design or verified during production and calibration.

**Characteristics** describe values that are relevant to the use of the model under stated operating conditions but are not covered by the model warranty.

- **Typical** specifications describe the performance met by a majority of models.
- **Nominal** specifications describe an attribute that is based on design, conformance testing, or supplemental testing.
- **Measured** specifications describe the measured performance of a representative model.

## Conditions

Specifications are valid under the following conditions unless otherwise noted.

- All filter settings
- All impedance selections
- Sample clock set to 60 MS/s

Warranted specifications are valid under the following conditions unless otherwise noted.

- Temperature range of 0 °C to 45 °C
- The PCI-5105 module is warmed up for 15 minutes at ambient temperature
- Calibration cycle is maintained



- The PCI chassis fan speed is set to HIGH, the foam fan filters are removed if present, and all filler panels are installed. For more information about cooling, refer to the **Maintain Forced-Air Cooling Note to Users** available at [ni.com/manuals](https://ni.com/manuals).
- External calibration is performed at  $23\text{ }^{\circ}\text{C} \pm 3\text{ }^{\circ}\text{C}$

## Vertical

### Analog Input

Number of channels	Eight (simultaneously sampled)
Input type	Referenced single-ended
Connectors	SMB

### Impedance and Coupling

<b>Input impedance</b>	
50 $\Omega$	50 $\Omega \pm 2\%$
1 M $\Omega$	1 M $\Omega \pm 1\%$ in parallel with a nominal capacitance of 50 pF
Input coupling	AC <sup>[1]</sup> , DC

### Voltage Levels

<b>Full-scale (FS) input range</b>	
50 $\Omega$ and 1 M $\Omega$	0.05 V
	0.2 V



1 M $\Omega$ only	1 V
	6 V
	30 V
<b>Maximum input overload</b>	
50 $\Omega$	7 V <sub>rms</sub> with  Peaks  $\leq$ 10 V
1 M $\Omega$	Peaks  $\leq$ 42 V

## Accuracy

Resolution		12 bits
Input Impedance	Input Range (V <sub>pk-pk</sub> )	DC Accuracy, Warranted
50 $\Omega$	All	$\pm(1\% \times \text{Reading} + 0.25\% \text{ of FS} + 1.4 \text{ mV})$
1 M $\Omega$	0.05 V	$\pm(1\% \times \text{Reading} + 0.25\% \text{ of FS} + 1.4 \text{ mV})$
	0.2 V, 1 V, and 6 V	$\pm(0.65\% \times \text{Reading} + 0.25\% \text{ of FS} + 1.4 \text{ mV})$
	30 V	$\pm(0.75\% \times \text{Reading} + 0.25\% \text{ of FS} + 1.4 \text{ mV})$

Table 1. DC Accuracy<sup>[2]</sup>

DC drift	$\pm(0.05\% \text{ of Reading} + 0.02\% \text{ of FS} + 20 \text{ } \mu\text{V}) \text{ per } ^\circ\text{C}$	
Input Impedance	Input Range (V <sub>pk-pk</sub> )	AC Amplitude Accuracy
50 $\Omega$	All	$\pm 0.1 \text{ dB } (\pm 1.2\%) \text{ of Reading}$
1 M $\Omega$	0.05 V	$\pm 0.2 \text{ dB } (\pm 2.3\%) \text{ of Reading}$
	0.2 V and 1 V	$\pm 0.13 \text{ dB } (\pm 1.5\%) \text{ of Reading}$
	6 V and 30 V	$\pm 0.4 \text{ dB } (\pm 4.7\%) \text{ of Reading}$

Table 2. AC Amplitude Accuracy<sup>[3]</sup>



Input Impedance	Input Range ( $V_{pk-pk}$ )	Crosstalk
50 $\Omega$	All	$\leq -80$ dB at 1 MHz
1 M $\Omega$	0.05 V	$\leq -75$ dB at 1 MHz
	0.2 V, 1 V, 6 V, and 30 V	$\leq -80$ dB at 1 MHz


Table 3. Crosstalk<sup>[4]</sup>

## Bandwidth and Transient Response

Input Impedance	Input Range ( $V_{pk-pk}$ )	Bandwidth
50 $\Omega$	0.05 V	55 MHz
	0.2 V, 1 V, and 6 V	60 MHz
1 M $\Omega$	0.05 V	35 MHz
	0.2 V, 1 V, 6 V, and 30 V	60 MHz

Table 4. Bandwidth (-3 dB)

Bandwidth-limiting filter	24 MHz anti-alias filter
AC-coupling cutoff (-3 dB) <sup>[5]</sup>	12 Hz

Figure 1. Frequency Response, 50  $\Omega$ , 1  $V_{pk-pk}$  Input Range, Measured



## Spectral Performance

**Note** Due to high spectral noise content below 5 kHz caused by some computer chassis, spectral performance for the PCI-5105 is specified for 5 kHz and above on the indicated ranges. For more information on preventing ground loop noise, refer to the **PCI and PXI Ground Loop Noise** topic available at [ni.com/manuals](http://ni.com/manuals).

### 1 M $\Omega$ Spectral Performance<sup>[6]</sup>

Input Range (V <sub>pk-pk</sub> )	SFDR
0.2 V	70 dBc ( $\geq 5$ kHz)
1 V and 6 V	65 dBc

Table 9. Spurious-Free Dynamic Range (SFDR)

Input Range (V <sub>pk-pk</sub> )	THD
0.05 V	-72 dBc
0.2 V	-75 dBc
1 V	-65 dBc
6 V	-68 dBc

Table 10. Total Harmonic Distortion (THD)

Input Range (V <sub>pk-pk</sub> )	SINAD
0.05 V	50 dB ( $\geq 5$ kHz)
0.2 V	59 dB ( $\geq 5$ kHz)
1 V	61 dB
6 V	59 dB

Table 11. Signal to Noise and Distortion (SINAD)



## 1 M $\Omega$ Noise

Input Range ( $V_{pk-pk}$ )	Full Bandwidth	24 MHz Filter Enabled
0.05 V	0.18% of FS (90 $\mu$ V) ( $\geq 5$ kHz)	0.12% of FS (60 $\mu$ V) ( $\geq 5$ kHz)
0.2 V	0.060% of FS (120 $\mu$ V) ( $\geq 5$ kHz)	0.036% of FS (72 $\mu$ V) ( $\geq 5$ kHz)
1 V	0.03% of FS (300 $\mu$ V)	0.03% of FS (300 $\mu$ V)
6 V	0.055% of FS (3.3 mV)	0.036% of FS (2.16 mV)
30 V	0.03% of FS (9 mV)	0.03% of FS (9 mV)

Table 12. 1 M $\Omega$  RMS Noise<sup>[7]</sup>

## 50 $\Omega$ Spectral Performance

Input Range ( $V_{pk-pk}$ )	SFDR
0.2 V	72 dBc ( $\geq 5$ kHz)
1 V and 6 V	72 dBc

Table 9. Spurious-Free Dynamic Range (SFDR)<sup>[8]</sup>



Input Range ( $V_{pk-pk}$ )	THD
All	-75 dBc

Table 10. Total Harmonic Distortion (THD)<sup>[8]</sup>

Input Range ( $V_{pk-pk}$ )	SINAD
0.05 V	59 dB ( $\geq 5$ kHz)
0.2 V to 6 V	62 dB

Table 11. Signal to Noise and Distortion (SINAD)<sup>[8]</sup>



Figure 2. PCI-5105 Dynamic Performance, 50  $\Omega$ , 1 V<sub>pk-pk</sub>, with 24 MHz Filter Enabled, MeasuredFigure 1. PCI-5105 Spectral Noise Density, 50  $\Omega$ , 0.05 V<sub>pk-pk</sub>, with Anti-alias Filter Enabled, Nominal

## 50 $\Omega$ Noise

Input Range (V <sub>pk-pk</sub> )	Full Bandwidth	24 MHz Filter Enabled
0.05 V	0.08% of FS (40 $\mu$ V) ( $\geq 5$ kHz)	0.038% of FS (19 $\mu$ V) ( $\geq 5$ kHz)
0.2 V	0.04% of FS (80 $\mu$ V) ( $\geq 5$ kHz)	0.028% of FS (56 $\mu$ V) ( $\geq 5$ kHz)
1 V	0.03% of FS (300 $\mu$ V)	0.029% of FS (290 $\mu$ V)
6 V	0.03% of FS (1.8 mV)	0.028% of FS (1.68 mV)

Table 12. 50  $\Omega$  RMS Noise<sup>[9]</sup>



## Skew

### Channel-to-channel skew<sup>[10]</sup>

24 MHz bandwidth filter disabled	≤500 ps
24 MHz bandwidth filter enabled	≤600 ps

## Horizontal

## Sample Clock

### Sources

Internal	Onboard clock (internal VCXO) <sup>[11]</sup>
External	PFI 1

External frequency range	4 MHz to 65 MHz
--------------------------	-----------------

### Exporting<sup>[12]</sup>

Destination	PFI 1
Maximum frequency	65 MHz

## Onboard Clock (Internal VCXO)

Real-time sample rate range <sup>[13]</sup>	915.5 S/s to 60 MS/s
Timebase frequency	60 MHz



**Timebase accuracy**

Not phase-locked to Reference clock	$\pm 25$ ppm, warranted
Phase-locked to Reference clock	Equal to the Reference clock accuracy

Sample clock delay range	$\pm 1$ Sample clock period
Sample clock delay resolution	$< 10$ ps

## External Sample Clock

Source	PFI 1 (front panel SMB connector)
Frequency range <sup>[14]</sup>	4 MHz to 65 MHz <sup>[15]</sup>
Duty cycle tolerance	45% to 55%

## Phase-Locked Loop (PLL) Reference Clock

Sources	PFI 1 (front panel SMB connector) RTSI 7
Frequency range <sup>[16]</sup>	5 MHz to 20 MHz in 1 MHz increments
Duty cycle tolerance	45% to 55%
Exported Reference clock destination	PFI 1



# Triggers

## Reference (Stop) Trigger

Supported trigger	Reference (stop) trigger
Trigger types	Edge  Window  Hysteresis  Digital  Immediate  Software
Trigger sources	CH 0 to CH 7  PFI 1  RTSI <0..6>  Software
Time resolution	Sample clock timebase period
<b>Minimum rearm time<sup>[17]</sup></b>	
Internal Onboard clock	2.4 μs
External Sample clock	144 × External clock period
Holdoff	From rearm time up to $[(2^{32} - 1) \times \text{Sample clock timebase period}]$



Delay	From 0 up to $[(2^{32} - 1) - \text{Requested posttrigger samples}] \times (1/\text{Actual sample rate})$ , in seconds
-------	--

## Analog Trigger

Trigger types	Edge  Window  Hysteresis
Sources	CH 0 to CH 7 (front panel SMB connectors)
Trigger level range	100% FS
Edge trigger sensitivity	2% FS
Trigger jitter	Sample clock timebase period

## Digital Trigger

Trigger type	Digital
Sources	PFI 1 (front panel SMB connector)  RTSI <0..6>

## Programmable Function Interface

Connector	PFI 1 (front panel SMB connector)
-----------	-----------------------------------



Direction	Bidirectional
Coupling	AC DC

## As a Sample Clock or Reference Clock

<b>Input voltage range</b>	
Sine wave	0.65 V <sub>pk-pk</sub> to 2.8 V <sub>pk-pk</sub> (0 dBm to 13 dBm)
Square wave	0.2 V <sub>pk-pk</sub> to 2.8 V <sub>pk-pk</sub>
Maximum input overload	7 V <sub>rms</sub> with  Peaks  ≤ 10 V
Input impedance	50 Ω
Coupling	AC

## As an Input (Digital Trigger)

Destinations	Start trigger (acquisition arm) Reference (stop) trigger Arm Reference trigger Advance trigger
Input impedance	150 kΩ, nominal



$V_{IH}$	2.0 V
$V_{IL}$	0.8 V
Maximum input overload	-0.5 V, 5.5 V
Maximum frequency	65 MHz

## As an Output

Sources	Start trigger (acquisition arm)  Reference (stop) trigger  End of record  Done (end of acquisition)  Sample clock timebase  Reference clock
Output impedance	50 $\Omega$
Logic type	3.3 V CMOS
Maximum drive current	$\pm 24$ mA

## Waveform Specifications

Onboard memory size options <sup>[18]</sup>	16 MB
---	-------



	128 MB
	512 MB
Minimum record length	1 sample
<b>Number of samples<sup>[19]</sup></b> Pretrigger                      Zero up to full record length  Posttrigger                      Zero up to full record length	
Allocated onboard memory per record <sup>[20]</sup>	[(Record length in samples × 2 bytes/sample × number of enabled channels) + 480] rounded up to the nearest 128 bytes

## Calibration

### External Calibration

External calibration calibrates the onboard references used in self-calibration and the external trigger levels. All calibration constants are stored in nonvolatile memory.

### Self-Calibration

Self-calibration is done on software command. The calibration corrects for gain, offset, triggering, and timing errors for all input ranges.

## Calibration Specifications

Interval for external calibration	2 years
Warm-up time <sup>[21]</sup>	15 minutes



## Software

### Driver Software

Driver support for this device was first available in NI-SCOPE 3.2.

NI-SCOPE is an IVI-compliant driver that allows you to configure, control, and calibrate the PCI-5105. NI-SCOPE provides application programming interfaces for many development environments.

### Application Software

NI-SCOPE provides programming interfaces, documentation, and examples for the following application development environments:

- LabVIEW
- LabWindows™/CVI™
- Measurement Studio
- Microsoft Visual C/C++
- .NET (C# and VB.NET)

### Interactive Soft Front Panel and Configuration

When you install NI-SCOPE on a 64-bit system, you can monitor, control, and record measurements from the PCI-5105 using InstrumentStudio.

InstrumentStudio is a software-based front panel application that allows you to perform interactive measurements on several different device types in a single program.

**Note** InstrumentStudio is supported only on 64-bit systems. If you are using a 32-bit system, use the NI-SCOPE-specific soft front panel instead of InstrumentStudio.



Interactive control of the PCI-5105 was first available via InstrumentStudio in NI-SCOPE 18.1 and via the NI-SCOPE SFP in NI-SCOPE 14.1. InstrumentStudio and the NI-SCOPE SFP are included on the NI-SCOPE media.

NI Measurement & Automation Explorer (MAX) also provides interactive configuration and test tools for the PCI-5105. MAX is included on the driver media.

## TClk Specifications

You can use the NI TClk synchronization method and the NI-TClk driver to align the Sample clocks on any number of supported devices, in one or more chassis. For more information about TClk synchronization, refer to the **NI-TClk Synchronization Help**, which is located within the **NI High-Speed Digitizers Help**. For other configurations, including multichassis systems, contact NI Technical Support at [ni.com/support](http://ni.com/support).

### Intermodule SMC Synchronization Using NI-TClk for Identical Modules

Specifications are valid for modules installed in one NI PXI-1042 chassis. These specifications do not apply to PCI modules. Specifications are valid under the following conditions:

- All parameters are set to identical values for each SMC-based module.
- Sample clock set to 60 MS/s.
- All filters are disabled.

**Note** Although you can use NI-TClk to synchronize non-identical modules, these specifications apply only to synchronizing identical modules.

Skew <sup>[22]</sup>	500 ps
Average skew after manual adjustment <sup>[23]</sup>	<10 ps



Sample clock adjustment resolution	<10 ps
------------------------------------	--------

## Power

<b>Current draw</b>	
+3.3 V DC	1.7 A
+5 V DC	2 A
+12 V DC	20 mA
-12 V DC	0 A
Total power	15.85 W


## Physical

### Dimensions and Weight

Dimensions	35.5 cm × 2.0 cm × 11.3 cm (14.0 in. × 0.8 in. × 4.4 in.)
Weight	433 g (15.2 oz)



Figure 1. PCI-5105



Front Panel Connectors

Label	Connector Type	Description
CH 0—CH 7	SMB jack	Analog input connection; digitizes data and triggers acquisitions.
PFI 1		PFI line for trigger input/output, External clock in, Reference clock input/output, and timebase out.

Table 13. PCI-5105 Front Panel Connectors

Environment

Maximum altitude	2,000 m (at 25 °C ambient temperature)
Pollution Degree	2

Indoor use only.

Operating Environment

Ambient temperature range	0 °C to 45 °C (Tested in accordance with IEC 60068-2-1 and IEC 60068-2-2.)
Relative humidity range	10% to 90%, noncondensing (Tested in accordance with IEC 60068-2-56.)



## Storage Environment

Ambient temperature range	-40 °C to 71 °C (Tested in accordance with IEC 60068-2-1 and IEC 60068-2-2.)
Relative humidity range	5% to 95%, noncondensing (Tested in accordance with IEC 60068-2-56.)

## Compliance and Certifications

### Safety Compliance Standards

This product is designed to meet the requirements of the following electrical equipment safety standards for measurement, control, and laboratory use:

- IEC 61010-1, EN 61010-1
- UL 61010-1, CSA C22.2 No. 61010-1

**Note** For UL and other safety certifications, refer to the product label or the [Product Certifications and Declarations](#) section.

### Electromagnetic Compatibility

This product meets the requirements of the following EMC standards for electrical equipment for measurement, control, and laboratory use:

- EN 61326-1 (IEC 61326-1): Class A emissions; Basic immunity
- EN 55011 (CISPR 11): Group 1, Class A emissions
- EN 55022 (CISPR 22): Class A emissions
- EN 55024 (CISPR 24): Immunity
- AS/NZS CISPR 11: Group 1, Class A emissions
- AS/NZS CISPR 22: Class A emissions
- FCC 47 CFR Part 15B: Class A emissions
- ICES-001: Class A emissions



**Note** In the United States (per FCC 47 CFR), Class A equipment is intended for use in commercial, light-industrial, and heavy-industrial locations. In Europe, Canada, Australia, and New Zealand (per CISPR 11), Class A equipment is intended for use only in heavy-industrial locations.

**Note** Group 1 equipment (per CISPR 11) is any industrial, scientific, or medical equipment that does not intentionally generate radio frequency energy for the treatment of material or inspection/analysis purposes.

**Note** For EMC declarations, certifications, and additional information, refer to the [Product Certifications and Declarations](#) section.

## CE Compliance

This product meets the essential requirements of applicable European Directives, as follows:

- 2014/35/EU; Low-Voltage Directive (safety)
- 2014/30/EU; Electromagnetic Compatibility Directive (EMC)

## Product Certifications and Declarations

Refer to the product Declaration of Conformity (DoC) for additional regulatory compliance information. To obtain product certifications and the DoC for NI products, visit [ni.com/product-certifications](https://ni.com/product-certifications), search by model number, and click the appropriate link.

## Environmental Management

NI is committed to designing and manufacturing products in an environmentally responsible manner. NI recognizes that eliminating certain hazardous substances from our products is beneficial to the environment and to NI customers.



For additional environmental information, refer to the **Commitment to the Environment** web page at [ni.com/environment](https://ni.com/environment). This page contains the environmental regulations and directives with which NI complies, as well as other environmental information not included in this document.

## Waste Electrical and Electronic Equipment (WEEE)

**EU Customers** At the end of the product life cycle, all NI products must be disposed of according to local laws and regulations. For more information about how to recycle NI products in your region, visit [ni.com/environment/weee](https://ni.com/environment/weee).

## 电子信息产品污染控制管理办法（中国 RoHS）

**中国客户** National Instruments 符合中国电子信息产品中限制使用某些有害物质指令(RoHS)。关于 National Instruments 中国 RoHS 合规性信息，请登录 [ni.com/environment/rohs\\_china](https://ni.com/environment/rohs_china)。(For information about China RoHS compliance, go to [ni.com/environment/rohs\\_china](https://ni.com/environment/rohs_china).)

<sup>1</sup> AC coupling available on 1 M $\Omega$  input only.

<sup>2</sup> Within  $\pm 5$  °C of self-calibration temperature.

<sup>3</sup> For a 50 kHz signal with amplitude 90% of full-scale input range measured within  $\pm 5$  °C of self-calibration temperature.

<sup>4</sup> Measured from one channel to another channel, with same range settings on both channels.

<sup>5</sup> AC coupling available on 1 M $\Omega$  input only.

<sup>6</sup> -1 dBFS input signal. Includes the second through the fifth harmonics. 24 MHz bandwidth filter enabled.



- <sup>7</sup> Verified using a 50  $\Omega$  terminator connected to input.
- <sup>8</sup> -1 dBFS input signal. Includes the second through the fifth harmonics. 24 MHz bandwidth filter enabled.
- <sup>9</sup> Verified using a 50  $\Omega$  terminator connected to input.
- <sup>10</sup> 10 MHz sine input signal.
- <sup>11</sup> Internal Sample clock is locked to the Reference clock or derived from the onboard VCXO.
- <sup>12</sup> You cannot export a decimated Sample clock signal.
- <sup>13</sup> Divide by **n** decimation used for all rates less than 60 MS/s. For more information about the Sample clock and decimation, refer to the [NI High-Speed Digitizers Help](#).
- <sup>14</sup> Divide by **n** decimation available where  $1 \leq n \leq 65,535$ . For more information about the Sample clock and decimation, refer to the [NI High-Speed Digitizers Help](#).
- <sup>15</sup> The PCI-5105, when using NI-SCOPE 3.2, supports a limited frequency range of 8 MHz to 65 MHz.
- <sup>16</sup> Default of 10 MHz. The PLL Reference clock frequency must be accurate to  $\pm 50$  ppm.
- <sup>17</sup> Holdoff set to 0. Onboard Sample clock at maximum rate.
- <sup>18</sup> Onboard memory is shared between all enabled channels.
- <sup>19</sup> Single-record and multirecord acquisitions.
- <sup>20</sup> The maximum number of records is 100,000.
- <sup>21</sup> Warm-up time begins after the NI-SCOPE driver is loaded. Unless manually disabled, the NI-SCOPE driver automatically loads with the operating system and enables the module.



<sup>22</sup> Caused by clock and analog path delay differences. No manual adjustment performed.

<sup>23</sup> For more information about manual adjustment, refer to the **Synchronization Repeatability Optimization** topic in the **NI-TClk Synchronization Help**.